

# COMP 322: Fundamentals of Parallel Programming

## Lecture 22: Point to Point Synchronization with Phasers

Mack Joyner  
[mjoyner@rice.edu](mailto:mjoyner@rice.edu)

<http://comp322.rice.edu>



# Parallelizing loops in Matrix Multiplication example using forall

```
1. // Parallel version using forall  
2. forall(0, n-1, 0, n-1, (i, j) -> {  
3.     c[i][j] = 0;  
4. };  
5. forall(0, n-1, 0, n-1, (i, j) -> {  
6.     forseq(0, n-1, (k) -> {  
7.         c[i][j] += a[i][k] * b[k][j];  
8.     });  
9. };  
10. // Print first element of output matrix  
11. println(c[0][0]);
```

$$c[i,j] = \sum_{0 \leq k < n} a[i,k] * b[k,j]$$





# Parallelizing loops in Matrix Multiplication example using forall

```
1. // Parallel version using forall  
2. forallPhased(0, n-1, 0, n-1, (i, j) -> {  
3.     c[i][j] = 0;  
4.     next();  
5.     forseq(0, n-1, (k) -> {  
6.         c[i][j] += a[i][k] * b[k][j];  
7.     });  
8. }));  
9. // Print first element of output matrix  
10. println(c[0][0]);
```

$$c[i,j] = \sum_{0 \leq k < n} a[i,k] * b[k,j]$$




# Barrier vs Point-to-Point Synchronization in One-Dimensional Iterative Averaging Example




Question: Can the point-to-point computation graph result in a smaller CPL than the barrier computation graph?



# Barrier vs Point-to-Point Synchronization in One-Dimensional Iterative Averaging Example



Barrier synchronization



Question: Can the point-to-point computation graph result in a smaller CPL than the barrier computation graph?



# Phasers: a unified construct for barrier and point-to-point synchronization

- HJ phasers unify barriers with point-to-point synchronization
  - Inspiration for `java.util.concurrent.Phaser`
- Previous example motivated the need for “point-to-point” synchronization
  - With barriers, phase  $i$  of a task waits for *all* tasks associated with the same barrier to complete phase  $i-1$
  - With phasers, phase  $i$  of a task can select a subset of tasks to wait for
- Phaser properties
  - Support for barrier and point-to-point synchronization
  - Support for dynamic parallelism --- the ability for tasks to drop phaser registrations on termination (`end`), and for new tasks to add phaser registrations (`async phased`)
  - A task may be registered on multiple phasers in different modes



# Simple Example with Four Async Tasks and One Phaser

```
1. finish (() -> {  
2.     ph = newPhaser(SIG_WAIT); // mode is SIG_WAIT  
3.     asyncPhased(ph.inMode(SIG), () -> {  
4.         // A1 (SIG mode)  
5.         doA1Phase1(); next(); doA1Phase2(); });  
6.     asyncPhased(ph.inMode(SIG_WAIT), () -> {  
7.         // A2 (SIG_WAIT mode)  
8.         doA2Phase1(); next(); doA2Phase2(); );  
9.     asyncPhased(ph.inMode(HjPhaserMode.SIG_WAIT), () -> {  
10.        // A3 (SIG_WAIT mode)  
11.        doA3Phase1(); next(); doA3Phase2(); );  
12.     asyncPhased(ph.inMode(HjPhaserMode.WAIT), () -> {  
13.         // A4 (WAIT mode)  
14.         doA4Phase1(); next(); doA4Phase2(); );  
15.     });
```




# Computation Graph Schema Simple Example with Four Async Tasks and One Phaser

Semantics of **next** depends on registration mode

SIG\_WAIT: **next = signal + wait**

SIG: **next = signal**

WAIT: **next = wait**




# Summary of Phaser Construct

- Phaser allocation
  - `HjPhaser ph = newPhaser(mode);`
    - Phaser ph is allocated with registration mode
    - Phaser lifetime is limited to scope of Immediately Enclosing Finish (IEF)
- Registration Modes
  - `HjPhaserMode.SIG, HjPhaserMode.WAIT,`  
`HjPhaserMode.SIG_WAIT, HjPhaserMode.SIG_WAIT_SINGLE`
    - NOTE: phaser WAIT is unrelated to Java wait/notify
- Phaser registration
  - `asyncPhased (ph1.inMode(<mode1>), ph2.inMode(<mode2>), ... () -> <stmt> )`
    - Spawned task is registered with ph<sub>1</sub> in mode<sub>1</sub>, ph<sub>2</sub> in mode<sub>2</sub>, ...
    - Child task's capabilities must be subset of parent's
    - `asyncPhased <stmt>` propagates all of parent's phaser registrations to child
- Synchronization
  - `next();`
    - Advance each phaser that current task is registered on to its next phase
    - Semantics depends on registration mode
    - Barrier is a special case of phaser, which is why next is used for both



# Capability Hierarchy

- A task can be registered in one of four modes with respect to a phaser: SIG\_WAIT\_SINGLE, SIG\_WAIT, SIG, or WAIT. The mode defines the set of capabilities — signal, wait, single — that the task has with respect to the phaser. The subset relationship defines a natural hierarchy of the registration modes. A task can drop (but not add) capabilities after initialization.




# Left-Right Neighbor Synchronization (with m=3 tasks)

```
1. finish() -> { // Task-0
2.     final HjPhaser ph1 = newPhaser(SIG_WAIT);
3.     final HjPhaser ph2 = newPhaser(SIG_WAIT);
4.     final HjPhaser ph3 = newPhaser(SIG_WAIT);
5.     asyncPhased(ph1.inMode(SIG),ph2.inMode(WAIT),
6.         () -> { doPhase1(1);
7.             next(); // signals ph1, waits on ph2
8.             doPhase2(1);
9.         }); // Task T1
10.    asyncPhased(ph2.inMode(SIG),ph1.inMode(WAIT),ph3.inMode(WAIT),
11.        () -> { doPhase1(2);
12.            next(); // signals ph2, waits on ph1, ph3
13.            doPhase2(2);
14.        }); // Task T2
15.    asyncPhased(ph3.inMode(SIG),ph2.inMode(WAIT),
16.        () -> { doPhase1(3);
17.            next(); // signals ph3, waits on ph2
18.            doPhase2(3);
19.        }); // Task T3
20.}); // finish
```



# Computation Graph for m=3 example (without async-finish nodes and edges)



# forallPhased barrier is just an implicit phaser!

```
1. forallPhased(iLo, iHi, (i) -> {  
2.   S1; next(); S2; next();{...}  
3. });
```

is equivalent to

```
1. finish(() -> {  
2.   // Implicit phaser for forall barrier  
3.   final HjPhaser ph = newPhaser(SIG_WAIT);  
4.   forseq(iLo, iHi, (i) -> {  
5.     asyncPhased(ph.inMode(SIG_WAIT), () -> {  
6.       S1; next(); S2; next();{...}  
7.     }); // next statements in async refer to ph  
8.   });
```

