COMP 322: Fundamentals of Parallel Programming

Lecture 36: Partitioned Global Address Space (PGAS) programming models

Vivek Sarkar, Shams Imam
Department of Computer Science, Rice University
vsarkar@rice.edu, shams@rice.edu

comp322.rice.edu



Worksheet #37: Branching in SIMD code

Consider SIMD execution of the following pseudocode with 8 threads. Assume that each call to doWork(x) takes x units of time, and ignore all other costs. How long will this program take when executed on 8 GPU cores, taking into consideration the branching issues discussed in Slide 9?


```
1. int tx = threadIdx.x; // ranges from 0 to 7
2. if (tx % 2 = 0) {
3.   S1: dowork(1); // Computation S1 takes 1 unit of time
4. }
5. else {
6.   S2: dowork(2); // Computation S2 takes 2 units of time
7. }
```

Solution: 3 units of time (WORK=24, CPL=3)



Summary: CPUs and GPUs have fundamentally different design philosophies

GPU = Graphics Processing Unit




GPUs are provided to accelerate graphics, but they can also be used for non-graphics applications that exhibit large amounts of data parallelism and require large amounts of "streaming" throughput ⇒ SIMD parallelism within a Streaming Multiprocessor (SM), and SPMD

parallelism across SMs



GPU Design Idea #2: SIMD "lockstep" execution w/ branching (Recap)



```
Non branching code;

if(flag > 0){ /* branch */
    x = exp(y);
    y = 2.3*x;
}
else{
    x = sin(y);
    y = 2.1*x;
}
Non branching code;
```

The cheap branching approach means that some ALUs are idle as all ALUs traverse all branches [executing NOPs if necessary]

In the worst possible case we could see 1/8 of maximum performance.



GPU example: Supercomputing roadmap at Oak Ridge National Laboratory

Since clock-rate scaling ended in 2003, HPC performance has been achieved through increased parallelism. Jaguar scaled to 300,000 cores.

Titan and beyond deliver hierarchical parallelism with very powerful nodes. MPI plus thread level parallelism through OpenACC or OpenMP plus vectors

Source: Buddy Bland, OLCF Project Director, ASCAC presentation, 2014 OLCF5: 5-10x Summit ~20 MW Summit: 5-10x Titan **Hybrid GPU/CPU** Titan: 27 PF 10 MW **Hybrid GPU/CPU** Jaguar: 2.3 PF 9 MW **Multi-core CPU 7 MW** 2010 2012 2017 2022




Partitioned Global Address Space Languages


- Global address space
 - -one-sided communication (GET/PUT) simpler than msg passing
- Programmer has control over performance-critical factors
 - —data distribution and locality control lacking in thread-based models
 - —computation partitioning
 - —communication placement

HJ places help with locality

- Data movement and synchronization as language primitives
 - —amenable to compiler-based communication optimization
- Global view rather than local view







Local View (4 processes)



Partitioned Global Address Space (PGAS) Languages


- Unified Parallel C (extension of C)
 - Now available as UPC++ library for C++11 programmers
- Coarray Fortran (extension of Fortran)
- Titanium (extension of early version of Java)

- Related efforts: newer languages developed since 2003 as part of the DARPA High Productivity Computing Systems (HPCS) program
 - —IBM: X10 (starting point for Habanero-Java)
 - —Cray: Chapel
 - -Oracle/Sun: Fortress



Data Distributions

- Motivation for distributions: partitioning and mapping arrays elements to processors
- In HJlib, distributions are used to map computations to places for affinity
- For Unified Parallel C (UPC), distributions map data onto distributed-memory parallel machines (Thread = Place)



Like shared vs. private/local data in HJ, except now each datum also has an "affinity" with a specific thread/place, hence the P in PGAS



Unified Parallel C (UPC) Execution Model

- Multiple threads working independently in a SPMD fashion
 - —MYTHREAD specifies thread index (0..THREADS-1)
 - Like MPI processes and ranks
 - —# threads specified at compile-time or program launch time
- Partitioned Global Address Space (different from MPI)

	Thread 0 Thread 1		Thread THREADS-1	
Partitioned Global address sp			Shared	
Private Spaces	Private 0	Private 1	•••	Private THREADS-1

- Threads synchronize as necessary using
 - —synchronization primitives
 - —shared variables



Shared and Private Data

- Static and dynamic memory allocation of each type of data
- Shared objects placed in memory based on affinity
 - —shared scalars have affinity to thread 0
 - here, a scalar means a non-array instance of any type (could be a struct, for example)
 - by default, elements of shared arrays are allocated "round robin" among memory modules co-located with each thread (cyclic distribution)



A One-dimensional Shared Array

Consider the following data layout directive

```
shared int y[2 * THREADS + 1];
```

For THREADS = 3, we get the following cyclic layout

Thread 0

y[0]

y[3]

y[6]

Thread 1

y[1]

y[4]

Thread 2

y[2]

y[5]



A Multi-dimensional Shared Array

```
shared int A[4][THREADS];
```

For THREADS = 3, we get the following cyclic layout

Thread 0

A[0][0]

A[1][0]

A[2][0]

A[3][0]

Thread 1

A[0][1]

A[1][1]

A[2][1]

A[3][1]

Thread 2

A[0][2]

A[1][2]

A[2][2]

A[3][2]




Shared and Private Data

Consider the following data layout directives


```
shared int x; // x has affinity to thread 0
shared int y[THREADS];
int z; // private
```

For THREADS = 3, we get the following layout


Thread 0



Thread 1




Thread 2





Controlling the Layout of Shared Arrays

- Can specify a blocking factor for shared arrays to obtain blockcyclic distributions
 - —default block size is 1 element ⇒ cyclic distribution
- Shared arrays are distributed on a block per thread basis, round robin allocation of block size chunks



Blocking Multi-dimensional Data

Consider the data declaration

```
-shared [3] int A[4][THREADS];
```

When THREADS = 4, this results in the following data layout

Thread 0

A[0][0]
A[0][1]
A[0][2]
A[3][0]
A[3][1]
A[3][2]

Thread 1

A[0][3] A[1][0] A[1][1] A[3][3] Thread 2

A[1][2] A[1][3] A[2][0] Thread 3

A[2][1] A[2][2] A[2][3]

The mapping is not pretty for most blocking factors



Shared Space

A Simple UPC Program: Vector Addition

```
//vect add.c
                                             Thread 0 Thread 1
#include <upc relaxed.h>
#define N 100*THREADS
                                 Iteration #:
shared int v1[N], v2[N], v1plusv2[N];
                                               v1[0]
                                                        v1[1]
                                               v1[2]
                                                        v1[3]
void main() {
  int i;
  for(i=0; i<N; i++)
                                               v2[0]
                                                        v2[1]
    if (MYTHREAD == i % THREADS)
                                               v2[2]
                                                        v2[3]
        v1plusv2[i]=v1[i]+v2[i];
                                             v1plusv2[0]
                                                      v1plusv2[1]
```

Each thread executes each iteration to check if it has work



v1plusv2[3]

v1plusv2[2]

A More Efficient Vector Addition

```
//vect add.c
                                                  Thread 0 Thread 1
#include <upc relaxed.h>
#define N 100*THREADS
                                      Iteration #:
shared int v1[N], v2[N], v1plusv2[N];
                                                     v1[0]
                                                               v1[1]
                                                     v1[2]
                                                               v1[3]
void main() {
  int i;
                                                     v2[0]
                                                               v2[1]
  for(i = MYTHREAD; i < N;</pre>
                                                     v2[2]
                                                               v2[3]
       i += THREADS)
                                                   v1plusv2[0]
                                                            v1plusv2[1]
    v1plusv2[i]=v1[i]+v2[i];
                                                   v1plusv2[2]
                                                            v1plusv2[3]
```

Each thread executes only its own iterations



Worksharing with upc_forall

- Distributes independent iterations across threads
- Simple C-like syntax and semantics

```
-upc_forall(init; test; loop; affinity)
```

- Affinity is used to enable locality control
 - —usually, map iteration to thread where the iteration's data resides
- Affinity can be
 - —an integer expression (with implicit mod on NUMTHREADS), or a
 - —reference to (address of) a shared object



Work Sharing + Affinity with upc_forall

Example 1: explicit data affinity using shared references

```
shared int a[100],b[100], c[100];
int i;
upc_forall (i=0; i<100; i++; &a[i])
  // Execute iteration i at a[i]'s place
  a[i] = b[i] * c[i];</pre>
```

Example 2: implicit data affinity with integer place expressions

```
shared int a[100],b[100], c[100];
int i;
upc_forall (i=0; i<100; i++; i)
  // Execute iteration i at place i%THREADS
a[i] = b[i] * c[i];</pre>
```

Both yield a round-robin distribution of iterations



Work Sharing + Affinity with upc_forall

Example 3: implicit affinity by chunks

```
shared [25] int a[100],b[100], c[100];
int i;
upc_forall (i=02 i<100; i++; (i*THREADS)/100)
    a[i] = b[i] * c[i];</pre>
```

Assuming 4 threads, the distribution of upc_forall iterations is as follows:

iteration i	i*THREADS	i*THREADS/100
024	096	0
2549	100196	1
5074	200296	2
7599	300396	3




Synchronization in UPC

- Barriers (blocking)
 - —upc_barrier
 - like "next" operation in HJ
- Split-phase barriers (non-blocking)
 - —upc_notify
 - like explicit (non-blocking) signal on an HJ phaser
 - -upc_wait
 - upc_wait is like explicit wait on an HJ phaser
- Lock primitives
 - —void upc_lock(upc_lock_t *I)
 - —int upc_lock_attempt(upc_lock_t *I) // like trylock()
 - —void upc_unlock(upc_lock_t *I)



UPC++ library: a "Compiler-Free" Approach for PGAS (source: LBNL)



Leverage C++ standards and compilers

- Implement UPC++ as a C++ template library
- C++ templates can be used as a mini-language to extend C++ syntax
- Many new features in C++11
 - E.g., type inference, variadic templates, lambda functions, r-value references
 - C++ 11 is well-supported by major compilers









Habanero-UPC++: Extending UPC++ with Task Parallelism (LBNL, Rice)

```
1.finish ( [capture_list1] () {
2.
      // Any Habanero dynamic tasking constructs
      . . . // finish, async, asyncAwait
3.
4.
5.
     // Remote function invocation
   asyncAt ( destPlace, [capture_list2] ( ) {
6.
7.
           Statements;
8.
    });
9.
10.
   // Remote copy with completion signal in result
   asyncCopy ( src, dest, count, ddf=NULL );
11.
12.
13. asyncAwait(ddf, ...); // local
14.}); // waits for all local/remote async's to complete
```

"HabaneroUPC++: A Compiler-free PGAS Library." V. Kumar, Y. Zheng, V. Cavé, Z. Budimlić, V. Sarkar, PGAS 2015.



Example code structure from an application run on ORNL supercomputer (LSMS)

```
MPI version:
// Post MPI_IRecv() calls
// Post MPI_ISend() calls
// Perform all MPI_Wait()
// calls
// Perform tasks
// Each task needs results
// from two MPI_IRecv() calls
. . . async(...)
```

```
Habanero-UPC++ version:
// Issue one-sided
// asyncCopy() calls
// Issue data-driven tasks
// in any order without any
// wait/barrier operations
hcpp::asyncAwait(
      result1, result2,
      [=]() { task body });
```

MPI version waits for all IRecv() calls to complete before executing all tasks (like a barrier)

Habanero-UPC++ version specifies that each asyncAwait() task can complete when its two results become available from asyncCopy() calls

