COMP 322: Fundamentals of Parallel Programming

https://wiki.rice.edu/confluence/display/PARPROG/COMP322

Lecture 22: Task Affinity with Places

Vivek Sarkar Department of Computer Science Rice University vsarkar@rice.edu

COMP 322 Lecture 22

14 March 2011



Announcements

- Homework 5 (written assignment) due by 5pm on Friday, March 18th
- Homework 6 (HJ programming assignment) will be assigned on March 18th
- Homework 7 (Concurrent Java programming assignment) will be assigned on April 1st (really!)



Acknowledgments for Today's Lecture

- Lecture 22 handout
- Randal E. Bryant & David R. O'Hallaron. Computer Systems: A Programmer's Perspective, Second Edition. Prentice Hall, 2010.
 - -Selected slides extracted from <u>http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/</u> <u>schedule.html</u>



An example Memory Hierarchy ---- what is the cost of a Memory Access?



4 Source: <u>http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.pptx</u>

Cache Memories

 Cache memories are small, fast SRAM-based memories managed automatically in hardware.

-Hold frequently accessed blocks of main memory

- CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory.
- Typical system structure:



Source: <u>http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.pptx</u>

COMP 322, Spring 2011 (V.Sarkar)



Storage Trends

SRAM								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ns)	19,200 300	2,900 150	320 35	256 15	100 3	75 2	60 1.5	320 200
DRAM								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ns) typical size (MB)	8,000 375 0.064	880 200 0.256	100 100 4	30 70 16	1 60 64	0.1 50 2,000	0.06 40 8,000	130,000 9 125,000
Disk								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ms) typical size (MP)	500 87 1	100 75	8 28 160	0.30 10 1.000	0.01 8 20.000	0.005 4	0.0003 <i>3</i> 1.500.000	1,600,000 29 1,500,000
typical size (MB)	1	10	100	1,000	20,000	100,000	1,500,000	1,500,000

Source: http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.ppt



COMP 322, Spring 2011 (V.Sarkar)

Table 1: Examples of Caching in the Hierarchy

Hierarchy Level	What is cached?	Where is it cached?	Latency (cycles)	Managed by
Registers	4-32 bytes (words)	CPU core	0	Compiler
TLB	Address translations	On-chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	$O(10^{0})$	Hardware
L2 cache	64-bytes block	On/Off-Chip L2	$O(10^{1})$	Hardware
Virtual Memory	4 KB page	Main memory	$O(10^2)$	Hardware & OS
Buffer cache	Parts of files	Main memory	$O(10^2)$	OS
Disk cache	Disk sectors	Disk controller	$O(10^5)$	Disk firmware
Network buffer cache	Parts of files	Local disk	$O(10^{7})$	AFS/NFS client
Browser cache	Web pages	Local disk	$O(10^7)$	Web browser
Web cache	Web pages	Remote server disks	$O(10^9)$	Web proxy server

<u>Ultimate goal</u>: create a large pool of storage with average cost per byte that approaches that of the cheap storage near the bottom of the hierarchy, and average latency that approaches that of fast storage near the top of the hierarchy.

Source: http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.ppt



Locality

- Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
- Temporal locality:
 - Recently referenced items are likely
 to be referenced again in the near future



- Spatial locality:
 - Items with nearby addresses tend
 to be referenced close together in time



Source: http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.ppt



Locality Example



- Data references
 - -Reference array elements in succession (stride-1 reference pattern).
 - -Reference variable sum each iteration.
- Instruction references
 - -Reference instructions in sequence.
 - -Cycle through loop repeatedly.

Spatial locality Temporal locality

Spatial locality Temporal locality

Source: http://www.cs.cmu.edu/afs/cs/academic/class/15213-f10/www/lectures/09-memory-hierarchy.ppt



Memory Hierarchy in a Multicore Processor



- Memory hierarchy for a single Intel Xeon Quad-co E5440 HarperTown processor chip
 - -A SUG@R node contains two such chips



Programmer Control of Task Assignment to Processors

- The parallel programming constructs that we've studied thus far for task creation result in tasks that are assigned to processors dynamically by the HJ runtime system
 - Programmer does not have to worry about task assignment details
- Sometimes, programmer control of task assignment can lead to significant performance advantages due to improved locality
- Motivation for HJ "places"
 - —Provide the programmer a mechanism to map each task to a set of core when the task is created



Places in HJ





Example of -places 4:2 option on a SUG@R node (4 places w/ 2 workers per place)



COMP 322, Spring 2011 (V.Sarkar)



Places in HJ

here = place at which current task is executing
place.MAX_PLACES = total number of places (runtime constant)
 Specified by value of p in runtime option, -places p:w
place.factory.place(i) = place corresponding to index i
<place-expr>.toString() returns a string of the form "place(id=0)"
<place-expr>.id returns the id of the place as an int

async at(P) S

- Creates new task to execute statement S at place P
- async S is equivalent to async at(here) S

Note that here in a child task for an async/future computation will refer to the place P at which the child task is executing, not the place where the parent task is executing



Listing 1: Example HJ program with places

```
class T1 {
1
 \mathbf{2}
      final place affinity;
 3
     // T1's constructor sets affinity to place where instance was created
 4
     T1() { affinity = here; ... }
 \mathbf{5}
6
7
   }
8
   finish { // Inter-place parallelism
9
10
     System.out.println("Parent_place_=_", here); // Parent task s place
     for (T1 \ a = . . .) {
11
12
        async at (a. affinity) { // Execute async at place with affinity to a
          a.foo();
13
          System.out.println("Child_place_=_", here); // Child task's place
14
15
       } // async
16
     } // for
    } // finish
17
18
```

