## COMP 322: Fundamentals of Parallel Programming

## Lecture 35: Algorithms based on Parallel Prefix (Scan) operations, cont.

Mack Joyner<br>mjoyner@rice.edu<br>http://comp322.rice.edu

## Parallelizing Prefix Sum (Lecture 13)

Observation: each prefix sum can be decomposed into reusable terms of power-of-2-size e.g.

$$
\begin{aligned}
X[6] & =A[0]+A[1]+A[2]+A[3]+A[4]+A[5]+A[6] \\
& =(A[0]+A[1]+A[2]+A[3])+(A[4]+A[5])+A[6]
\end{aligned}
$$

Approach:

- Combine reduction tree idea from Parallel Array Sum with partial sum idea from Sequential Prefix Sum
- Use an "upward sweep" to perform parallel reduction, while storing partial sum terms in tree nodes
- Use a "downward sweep" to compute prefix sums while reusing partial sum terms stored in upward sweep


## Parallel Pre-scan Sum: Upward Sweep

Upward sweep is just like Parallel Reduction, except that partial sums are also stored along the way

1. Receive values from left and right children
2. Compute left+right and store in box
3. Send left+right value to parent


## Parallel Pre-scan Sum: Downward Sweep

1. Receive value from parent (root receives 0 )
2. Send parent's value to LEFT child (prefix sum for elements to left of left child's subtree)
3. Send parent's value+ left child's box value to RIGHT child (prefix sum for elements to left of right child's subtree)


## Parallel Pre-scan Sum: Upward Sweep

Upward sweep is just like Parallel Reduction, except that partial sums are also stored along the way

1. Receive values from left and right children
2. Compute left+right and store in box
3. Send left+right value to parent


## Parallel Scan Sum: Downward Sweep



## Worksheet \#34: Parallelizing the Split step in Radix Sort

The Radix Sort algorithm loops over the bits in the binary representation of the keys, starting at the lowest bit, and executes a split operation for each bit as shown below. The split operation packs the keys with a 0 in the corresponding bit to the bottom of a vector, and packs the keys with a 1 to the top of the same vector. It maintains the order within both groups.

The sort works because each split operation sorts the keys with respect to the current bit and maintains the sorted order of all the lower bits. Your task is to show how the split operation (complete I-down) can be performed in parallel.

procedure split(A. Flags)
I-down $\leftarrow$ prescan(+, not(Flags)) // prescan = exclusive prefix sum
I-up $\operatorname{rev}(n-\operatorname{scan}(+, \operatorname{rev}(F l a g s)) / / \operatorname{rev}=$ reverse
in parallel for each index $i$
if (Flags $[i]$ )
Index $[i] \leftarrow$ I-up $[i]$
else
Index $[i] \leftarrow$ I-down $[i]$
result $\leftarrow$ permute (A, Index)
$\left.\begin{array}{|llllllllll|}\hline \hline \text { A } & =\left[\begin{array}{ccccccc}5 & 7 & 3 & 1 & 4 & 2 & 7 \\ 2\end{array}\right] \\ \text { Flags } & =[1 & 1 & 1 & 1 & 0 & 0 & 1 & 0\end{array}\right]$

FIGURE 1.9
The split operation packs the elements with a 0 in the corresponding flag position to the bottom of a vector, and packs the elements with a 1 to the top of the same vector. The permute writes each element of $A$ to the index specified by the corresponding position in Index.

## Binary Addition

This is the pen and paper addition of two 4-bit binary numbers $\mathbf{x}$ and $\mathbf{y}$.
c represents the generated carries.
s represents the produced sum bits.
A stage of the addition is the set of $\mathbf{x}$ and $\mathbf{y}$ bits being used to produce the appropriate sum and carry bits. For example the highlighted bits $\mathrm{x}_{2}$, $y_{2}$ constitute stage 2 which generates carry $\mathrm{C}_{2}$ and sum $\mathrm{s}_{2}$.
Each stage $i$ adds bits $\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{i}}, \mathrm{c}_{\mathrm{i}-1}$ and produces bits $\mathrm{s}_{\mathrm{i}}, \mathrm{c}_{\mathrm{i}}$

## The following hold:

| $\mathrm{a}_{\mathrm{i}}$ | $\mathrm{b}_{\mathrm{i}}$ | $\mathrm{c}_{\mathrm{i}}$ | Comment: | Formal definition: |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | The stage "kills" an incoming carry. | "Kill" bit: | $k_{i}=\overline{x_{i}+y_{i}}$ |
| 0 | 1 | $\mathrm{c}_{\mathrm{i}-1}$ | The stage "propagates" an incoming carry | "Propagate" bit: | $p_{i}=x_{i} \oplus y_{i}$ |
| 1 | 0 | $\mathrm{c}_{\mathrm{i}-1}$ | The stage "propagates" an incoming carry |  |  |
| 1 | 1 | 1 | The stage "generates" a carry out | "Generate" bit: | $g_{i}=x_{i} \bullet y_{i}$ |

## Binary Addition

| $\mathrm{a}_{\mathrm{i}}$ | $\mathrm{b}_{\mathrm{i}}$ | $\mathrm{c}_{\mathrm{i}}$ | Comment: | Formal definition: |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | The stage "kills" an incoming carry. | "Kill" bit: | $k_{i}=\overline{x_{i}+y_{i}}$ |
| 0 | 1 | $\mathrm{c}_{\mathrm{i}-1}$ | The stage "propagates" an incoming carry | "Propagate" bit: | $p_{i}=x_{i} \oplus y_{i}$ |
| 1 | 0 | $\mathrm{c}_{\mathrm{i}-1}$ | The stage "propagates" an incoming carry |  |  |
| 1 | 1 | 1 | The stage "generates" a carry out | "Generate" bit: | $g_{i}=x_{i} \bullet y_{i}$ |

The carry $c_{i}$ generated by a stage $i$ is given by the equation:

$$
c_{i}=g_{i}+p_{i} \cdot c_{i-1}=x_{i} \cdot y_{i}+\left(x_{i} \oplus y_{i}\right) \cdot c_{i-1}
$$

This equation can be simplified to:

$$
c_{i}=x_{i} \cdot y_{i}+\left(x_{i}+y_{i}\right) \cdot c_{i-1}=g_{i}+a_{i} \cdot c_{i-1}
$$

The " $a_{i}$ " term in the equation being the "alive" bit.
The later form of the equation uses an OR gate instead of an XOR which is a more efficient gate when implemented in CMOS technology. Note that:

$$
a_{i}=\overline{k_{i}}
$$

Where $\mathrm{k}_{\mathrm{i}}$ is the "kill" bit defined in the table above.

## Binary addition as a prefix sum problem.

- We define a new operator:
- Input is a vector of pairs of 'propagate' and 'generate' bits:

$$
\left(g_{n}, p_{n}\right)\left(g_{n-1}, p_{n-1}\right) \ldots\left(g_{0}, p_{0}\right)
$$

- Output is a new vector of pairs:

$$
\left(G_{n}, P_{n}\right)\left(G_{n-1}, P_{n-1}\right) \ldots\left(G_{0}, P_{0}\right)
$$

- Each pair of the output vector is calculated by the following definition:

$$
\left(G_{i}, P_{i}\right)=\left(g_{i}, p_{i}\right) \circ\left(G_{i-1}, P_{i-1}\right)
$$

Where:

$$
\begin{aligned}
& \left(G_{0}, P_{0}\right)=\left(g_{0}, p_{0}\right) \\
& \left(g_{x}, p_{x}\right) \circ\left(g_{y}, p_{y}\right)=\left(g_{x}+p_{x} \cdot g_{y}, p_{x} \cdot p_{y}\right) \\
& \text { with }+, \cdot \text { being the OR, AND operations }
\end{aligned}
$$

## 1973: Kogge-Stone adder



- The Kogge-Stone adder has:
$\square$ Low depth
$\square$ High node count (implies more area).
$\square$ Minimal fan-out of 1 at each node (implies faster performance).


## Summary

- A parallel prefix adder can be seen as a 3-stage process:

- There exist various architectures for the carry calculation part.
- Trade-offs in these architectures involve the
area of the adder
$\square$ its depth
$\square$ the fan-out of the nodes
$\square$ the overall wiring network.


## Announcements \& Reminders

- Hw 4 - entire written + programming (Checkpoint \#2) is due Wednesday, Apr 28th at 11:59pm
- Lab 8 extension until Tuesday, Apr 27th at 12pm (noon)
- No lab this week


## Worksheet \#35: Creating a Circuit for Parallel Prefix Sums

Assume that you have a full adder cell, $\oplus$, that can be used as a building block for circuits (no need to worry about carry's). Create a circuit that generates the prefix sums for $1, \ldots 6$, by adding at most 5 more cells to the sketch shown below, while ensuring that the CPL is at most 3 cells long. Assume that you can duplicate any value (fan-out) to whatever degree you like without any penalty.


4
5

15

6 (Inputs)

21 (Outputs)

